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TOOL FOR A CONFIGURABLE
INTEGRATED CIRCUIT THAT USES
DETERMINATION OF DYNAMIC POWER
CONSUMPTION
CROSS-REFERENCE TO RELATED
APPLICATIONS
This application claims priority to U.S. Provisional Appli-
cation 60/776,379, filed Feb. 24, 2006. The disclosure of the
prior application is considered part of (and is incorporated by
reference in) the disclosure of this application.
FEDERALLY SPONSORED RESEARCH OR
DEVELOPMENT
The U.S. Government may have certain rights in this inven-
tion pursuant to Grant No. NAGS-13516 awarded by NASA.
BACKGROUND
Many different kinds of configurable integrated circuits are
known. For example, field programmable gate arrays, or
FPGAs, include many different gates which can be config-
ured in different ways to carry out different functions. FPGAs
can be used to configure as simple logic gates, as more com-
plex gates, digital signal processors, or basically any other
type of circuitry.
An FPGA is typically configured using a software tool
which carries out a computer-aided design or "CAD" device.
The CAD device defines the connections between the gates in
the programmable logic, to allow the logic to carry out dif-
ferent functions.
Current FPGA CAD tools include Xilinx's Xpower tool,
Altera's PowerPlay tools, Aeroflex's FPGA tools andActel's
tools.
SUMMARY
The present application describes dynamic control of com-
puter-aided design for a configurable integrated circuit using
optimizations which minimize the power consumption of the
resultant circuit.
Embodiments describe how the power minimizations are
maintained as secondary to the user-entered characteristics.
Embodiments also define the different kinds of power
minimization techniques that are used.
BRIEF DESCRIPTION OF THE DRAWINGS
These and other aspects will now be described with refer-
ence to the accompanying drawings, in which:
FIG. 1 shows a block diagram of the overall system;
FIG. 2 shows a flowchart of operation of the system;
FIGS. 3A-3E show the different exemplary types of clock
net switch types and locations;
FIG. 4 shows exemplary clock area constraints;
FIGS. 5A-5H show results of the different types of power
minimization; and
FIG. 6 shows a net characteristic plot.
DETAILED DESCRIPTION
The present application describes an environment based on
software that enables power optimized placement and routing
of a circuit formed from programmable logic such as an
FPGA. According to an embodiment, aspects may change
2
placement and routing in a way that minimizes dynamic
power consumption, that is, the power consumption that
occurs as the chip components are actually being used, as
compared with as they are powered but idle.
5 An embodiment is shown in FIG. 1, and explained with
reference to the flowchart of FIG. 2. The system in FIG. 1
shows a workstation which can be any general purpose com-
puter 100 that runs a program that is stored in memory 105.
The program may also rely on database information which
io may also be stored in memory 105. A user interface 110 may
include a keyboard and mouse as shown. Information includ-
ing a toolbox of options and displays are displayed on display
120. The software runs according to the flowchart of FIG. 2.
The operation starts at 200, where information about the
15 user's circuit is either input or imported. The import can be
from any standard FPGA CAD program. This is a standard
characteristic of FPGA design software, where the different
parts of the circuit has been defined. For example, a circuit
may include multiple different functional blocks which carry
20 out different functions. Any of the functional blocks may
themselves be embodied by predefined layouts, e.g., layouts
of shift registers and the like. Many different programs exist
which allow reconfiguring FPGAs to form many different
circuits and functions.
25 The circuit is analyzed at 200 to determine the different
aspects therein. At 210, the program analyzes aspects based
on a database to determine the power intensive characteristics
of the circuit.
220 then uses power optimization algorithms and tech-
3o niques to change at least one of placement and routing of the
circuit to minimize the power. These changes are called
power layout constraints. The optimizations may be based on
creating minimal dynamic power consumption.
230 carries out the actual optimizations. In an embodiment,
35 user defined placement and timing constraints are given pri-
ority over the power optimizations determined in 220. This
hence ensures that the original placement and throughput
specifications of the design are achieved. The optimizations
that are made to placement and routing do not affect the
40 functional operation of the circuit. However, within the user
defined placement and timing constraints, additional power
optimizations are carried out.
In an embodiment, the device can also rely on sources of
knowledge, and yield better results when more accurate
45 knowledge sources are used. The device can also rely on its
own post synthesis power prediction models to estimate cir-
cuit power consumption before placement and routing is
completed.
Another embodiment can simulate detailed capacitance
50 information from the placed and routed circuit. This model
can be augmented with simulated wire toggle rates. These
toggle rates can be obtained either through simulation, or
power analysis tools or by importing third part simulation
files such as COTS or Modelsim files.
55 The embodiment has operated these techniques using the
Xilinx VirtexII family of FPGAs, the Xilinx VirtexII Pro and
the Xilinx Virtex4 devices. However, the techniques
described herein can be used in other programmable logic,
such as the Xilinx Spartan FPGA family. Actual tests have
60 suggested that power reduction of as much as 24% is achiev-
able.
According to another embodiment, the present system uses
power driven placement and routing. These placement and
routing systems are application dependent. A suite of power
65 optimization algorithms may be used such that different
power optimization can be used for different classes of
design. For example, a first power optimization algorithm
US 8,010,931 B1
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may be used for simple gates, and a second very different 	 the existing algorithms to still meet throughput specification
power optimization algorithm may be used for digital signal 	 while also reducing power. A power optimization component
processors.	 is described herein that inspects the area, resources and size of
The prediction models may also enable identifying power	 the targeted FPGA device, reads in file constraints set by the
critical areas of the circuit and performing optimizations 5 user, and prioritizes the original constraints.
without considering detailed timing level information and 	 Power optimization techniques include clock tree paring,
routing.	 and terminal net location, area minimization, and slack mini-
Any of a number different known techniques can be used to	 mization. Each of these techniques may be used individually
carry out the power minimization. For example, prior art	 or collectively.
techniques include synthesis level power optimizations, 10	 The clock tree paring reduces the amount of power used by
reducing glitching power through pipelining, and others. An 	 the clock nets. The clock nets can contribute between 12 and
embodiment describes a throughput based power minimiza- 	 79% of the overall power consumption of an FPGA's design.
tion system.	 This may be due to the inherent hightoggle rate, high fan outs,
Today's FPGAs are estimated to consume between 50% 	 and other parameters of the clock rate. Clock tree paring
and 70% of their total power in their interconnection network. 15 targets the clock power by using placement constraints to
The dynamic power of these networks is proportional to the 	 minimize the size of the clock tree.
capacitance and toggle rate of the network, as well as the 	 An embodiment may categorize the gating switches
internal voltage. Also, the capacitance of any component can 	 according to their type. In this embodiment, gating switches
be considered as having two parts: the capacitance of the 	 are categorized as being either a trunk switch, a branch switch
component itself as well as the capacitance of the intercon- 20 or leaf switch. Different operations may be applicable
nect route that it drives. The embodiment reduces dynamic	 depending on the type of the switch.
power by reducing its capacitance or length. Any net that has 	 The trunk switch, shown in FIG. 3A, is typically at the
a high toggle rate or a high capacitance may be a proper target 	 center of the chip. FIG. 3A shows clock nets being switched
for this kind of power minimization. 	 to both top half and the bottom half of the chips in this way.
Four different power optimization techniques are disclosed 25	 FIG. 3B illustrates a branch switch. These kinds of branch
as embodiments herein. Any or all of these optimization tech- 	 switches are located in the path of the main clock trunks and
niques may be used in this application.	 are responsible for transmitting clock signals to the clock
An embodiment uses optimization for the Virtex II FPGA 	 regions. The clock wire travels to both the left and the right.
from Xilinx. This FPGA has input-output blocks, and config-	 FIG. 3C illustrates a leaf switch.
urable logic blocks, where each configurable logic block 30	 FIG. 3D illustrates how a clock that in the clock region may
includes four slices and an interconnect. The slices provide 	 include a major branch and many sub branches that include
the functional elements for combinatorial and synchronous	 connect to slices. The leaf switch of FIG. 3C turns on and off
logic. These elements can hence be configured as ROMs, 	 these sub branches.
lookup tables, SLRs, flip flops, or other circuitry.	 It has been found in this embodiment that placing the
One can also consider the global routing matrix which is 35 flip-flops closer to each other reduces clocking power by
formed of different kinds of lines, including long lines, hex 	 leaving more branches and sub branches turned off.
lines, double lines and direct connect lines. Each of these lines 	 In operation, the clock tree pairing algorithm analyzes a
has a different capacitance: the direct line has a capacitance of 	 user's circuit, and computes a minimum bound to contain all
9.4 pF, the double line 13.2 pF, a hex line has 18.4 pF, and the 	 the logic associated with the clock net. This bound is used to
long line has 26.1 pF.	 40 generate area constraints to specify where the clock logic may
It can be seen that changing the interconnect can greatly 	 be placed. A rectangular area constraint may be used which
reduce the capacitance. 	 stretches north to south around the main trunk. The size of the
The Virtex II also supports different kinds of clocks: 16	 area may be proportional to the fan out of the clock. For
clocks and 8 global clocks are in each quadrant of the device. 	 example, FIG. 4 illustrates clock area constraints for the
In operation, the tool described herein allows importing 45 different clocks.
information indicative of the placement and routing from any	 The N-terminal net co location power optimization reduces
other tool. The tool then uses information from its internal 	 the power consumed by the signal nets. The `terminal'
database, called herein "knowledge", such as the above about	 denotes the sum of the fan-in and fan-out of the net. For
the circuit components and interconnect capacitance. It moni- 	 example, a two terminal map may be a net with a single
tors a circuit's power consumption during simulation. It then 50 fanout.
sorts the most power intensive modules within the circuit and 	 Net terminals are grouped in pairs. Each pair is optimized
plots the various power consumption metrics of the circuit. 	 using a constraint that restricts the two terminals to be located
For example, using the Xilinx circuit, the power calibration	 close to one another and thus reduces the signal net length and
component can interact with the Xilinx CAD tools to extract 	 power.
the parameters it needs for power modeling including capaci-  55	 In the embodiment, it is also noted that different FPGAs
tance, toggle rates, fanout and power. The Xilinx Xpower 	 may have different biases. For example, the Virtex II archi-
reports include detailed analyses of the placed and routed	 tecture has an East-West bias; which means that a direct
circuit power characteristics. The tool uses this information to 	 connection interconnect in the east-west direction has less
obtain the capacitance value of every component, logic ele- 	 capacitance and direct connections than the north-south
ment and interconnect. This information is used to track and 6o direction. Accordingly, the co location technique may priori-
display dynamic power consumption during simulation, or to 	 tize east to west relative placement constraints.
use these values as dynamic power libraries forpost-synthesis 	 Other FPGA architectural features can be similarly taken
power modeling and estimation.	 into account.
This component allows detailed power analysis of the user 	 This technique may also operate according to rules which
circuit both at the post-synthesis level and at the routed level. 65 are used to avoid overconstraining the designs. For example,
As described above, the tool does not modify design logic,	 the rules may avoid nets that are part of shift registers. In the
but rather feeds additional constraints into the tools to allow	 Xilinx slice, shift registers have inherently low capacitance.
US 8,010,931 B1
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Other rules may include avoiding that are part of carry chains, 	 specification are intended to be read into any claims, unless
since these are also low capacitance. The system may also	 those limitations are expressly included in the claims. The
avoid nets that are mapped internally to slices as low capaci- 	 computers described herein may be any kind of computer,
tance routes.	 either general purpose, or some specific purpose computer
Area minimization may also be used as another power 5 such as a workstation. The computer may be an Intel (e.g.,
reduction technique. The area minimization is based on the	 Pentium or Core 2 duo) or AMD based computer, running
observation that routing interconnect lengths is highly depen- 	 Windows XP or Linux, or may be a Macintosh computer. The
dent on the placement of components. The location of the 	 computer may also be a handheld computer, such as a PDA,
components may be prioritized in favor of power to group 	 cellphone, or laptop.
together high capacitance signal lines with high fanout or 10	 The programs may be written in C, or Java, Brew or any
high transition rates. Constraining this area may also trim the 	 other programming language. The programs may be resident
clock tree.	 on a storage medium, e.g., magnetic or optical, e.g. the com-
Finally, slack minimization may optimize the power and	 puter hard drive, a removable disk or media such as a memory
signal nets by tightening the timing constraints on the power 	 stickor SD media, or otherremovable medium. The programs
critical components. The slack minimization assumes that 15 may also be run over a network, for example, with a server or
existing tools leave each net more or less as with conventional 	 other machine sending signals to the local machine, which
timing relationships. However, timing constraints on the cer- 	 allows the local machine to carry out the operations described
tain nets with ample slack, for example, may be those with
	
herein.
two or less levels of combinatorial logic between the flip-	 Where a specific numerical value is mentioned herein, it
flops. In these techniques, for example, certain 2 ns slacks 20 should be considered that the value may be increased or
may be reduced to 1 us. 	 decreased by 20%, while still staying within the teachings of
It was found experimentally that the clock paring provided	 the present application, unless some different range is spe-
the best results, while the rest of the techniques provided 	 cifically mentioned.
mixed results: working sometimes but not producing marked	 What is claimed is:
improvements. However, the combined power optimization 25 1. A method comprising:
was still very effective. 	 obtaining, by a computer, circuit information, indicative of
In an embodiment, clock tree paring may be considered as 	 a circuit formed by a plurality of functional blocks
a first-order optimization prior to measuring results of the	 within configurable logic;
second order optimizations formed by net colocation, area	 determining, by the computer, at least one of placement
minimization, and slack minimization. 	 30	 and timing constraints which can minimize overall
FIGS. 5A and 5B illustrate clock area optimization, with 	 power consumption within the circuit as power layout
FIG. 5A illustrating how the clock area is originally, and FIG. 	 constraints;
5B illustrating the optimized clock area. 	 receiving, by the computer, user defined placement and
FIGS. 5C and 5D illustrate how the net terminals can be 	 timing criteria for the circuit; and
optimized, with FIG. 5C illustrating the unoptimized place- 35	 forming, by the computer, a layout for the circuit by asso-
ment, and FIG. 5D illustrating the optimized placement.	 ciating higher priority with the user defined placement
FIGS. 5E and 5F illustrate area minimization, with FIG. 5E	 and timing criteria compared to the at least one of place-
showing the original, and FIG. 5F showing an optimized	 ment and timing criteria, wherein the layout is power
version.	 minimized while maintaining the user defined place-
Finally, FIGS. 5G and 5H illustrate Slack optimization, 40	 ment and timing criteria for the circuit.
with FIG. 5G showing gates with the original amounts of 	 2. A method as in claim 1, wherein said determining place-
Slack, FIG. 5H showing a minimized version of those slack	 ment and timing constraints uses a dynamic power prediction
values.	 model.
Another tool that may assist in determining optimize power 	 3. A method as in claim 1, wherein said determining place-
models includes a visualization and verification tool. This 45 ment and timing constraints uses capacitance information and
tool allows plotting the capacitance versus net length number 	 minimizes at least one capacitance value.
of units or number of loads. For example, FIG. 6 shows a net 	 4. A method as in claim 1, wherein said determining place-
characteristic plot. All elements within the circle 600 may be	 ment and timing constraints uses simulated wire toggle rates.
considered as good optimization candidates. 	 5. A method as in claim 1, wherein said configurable logic
The general structure and techniques, and more specific 50 is an FPGA.
embodiments which can be used to effect different ways of	 6. A method as in claim 1, wherein said minimizing overall
carrying out the more general goals are described herein. 	 power consumption includes reducing an amount of power
Although only a few embodiments have been disclosed in 	 used by clock nets, by minimizing the size of the clock nets.
detail above, other embodiments are possible and the inven-	 7. A method as in claim 6, wherein said minimizing com-
tors intend these to be encompassed within this specification. 55 prises characterizing the clock as being one of a plurality of
The specification describes specific examples to accomplish a	 different types of clock nets, and optimizing each type of
more general goal that may be accomplished in another way. 	 clock net individually.
This disclosure is intended to be exemplary, and the claims 	 8. A method as in claim 1, wherein said minimizing overall
are intended to cover any modification or alternative which 	 power consumption includes restricting placement of associ-
might be predictable to a person having ordinary skill in the 60 ated terminal nets to be within a specified distance of one
art. For example, these techniques can be used with other 	 another.
forms of configurable logic. Other power minimization tech- 	 9. A method as in claim 1, wherein said minimizing overall
niques may be used. Other FPGAs may be optimized, besides 	 power consumption comprises minimizing an area of overall
the ones described herein. 	 placement of components within the configurable logic.
Also, the inventors intend that only those claims which use 65	 10. A method as in claim 1, wherein said minimizing over-
the words "means for" are intended to be interpreted under 3 5	 all power consumption comprises minimizing an area of
USC 112, sixth paragraph. Moreover, no limitations from the 	 clocks within the configurable logic.
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11.A method as in claim 1, wherein said minimizing over-
all power consumption comprises minimizing a slack within
certain circuits within the configurable logic.
12.A method as in claim 1, wherein said minimizing over-
all power consumption comprises reducing a size of clock
nets as a first order minimization.
13. A method as in claim 12, wherein said minimizing
power consumption further comprises all of minimizing an
area of overall placement of components within the config-
urable logic, minimizing an area of clocks within the config-
8
urable logic, and minimizing a slack within certain circuits
within the configurable logic as a second-order minimization.
14.A method as in claim 1, wherein said minimizing power
consumption comprises all of reducing a size of clock nets,
minimizing an overall placement of components within the
configurable logic, minimizing an area of clocks within the
configurable logic, and minimizing a slack within certain
circuits within the configurable logic.
